

زانكەي كەردىستان


Department of Computer Engineering University of Kurdistan

Computer Architecture Pipelining


By: Dr. Alireza Abdollahpouri



Any instruction set can be implemented in many different ways



Getting the Best of Both Datapaths









Pipelining Analogy

Car assembly






Pipelining Analogy

Pipelined laundry: overlapping execution

Parallelism improves performance





- Five stages, one step per stage
 - 1. **IF**: Instruction fetch from memory
 - 2. ID: Instruction decode & register read
 - 3. EX: Execute operation or calculate address
 - 4. MEM: Access memory operand
 - 5. WB: Write result back to register



Pipeline Performance

Assume time for stages is


- 100ps for register read or write
- 200ps for other stages


Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
SW	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps



Pipeline Performance





If all stages are balanced i.e., all take the same time

Time between instructions_{pipelined} = $\frac{\text{Time between instructions}_{nonpipelined}}{\text{Number of stages}}$

If not balanced, speedup is less Speedup due to increased throughput Latency (time for each instruction) does not decrease



Pipelining and ISA Design

MIPS stands for: Microprocessor without Interlocked Pipelined Stages

MIPS ISA designed for pipelining

All instructions are 32-bits

Easier to fetch and decode in one cycle

c.f. x86: 1- to 17-byte instructions

Few and regular instruction formats

Can decode and read registers in one step

Load/store addressing

Can calculate address in 3rd stage, access memory in 4th stage Alignment of memory operands

Memory access takes only one cycle



Hazards

- Situations that prevent starting the next instruction in the next cycle
- Structure hazards
 - A required resource is busy

Data hazard

Need to wait for previous instruction to complete its data read/write

Control hazard

Deciding on control action depends on previous instruction




Structure Hazards

- Conflict for use of a resource
- > In MIPS pipeline with a single memory
 - Load/store requires data access
 - Instruction fetch would have to stall for that cycle
 - Would cause a pipeline "bubble"
- Hence, pipelined datapaths require separate instruction/data memories
 - Or separate instruction/data caches



Structural Hazards







Data Hazards

An instruction depends on completion of data access by a previous instruction

add \$s0, \$t0, \$t1 sub \$t2, \$s0, \$t3




Backward dependencies in time




University of Kurdistan


Forwarding (aka Bypassing)

- Use result when it is computed
 - Don't wait for it to be stored in a register
 - Requires extra connections in the datapath



New Paths to support Forwarding






Load-Use Data Hazard


Can't always avoid stalls by forwarding

- If value not computed when needed
- Can't forward backward in time!



Code Scheduling to Avoid Stalls

- Reorder code to avoid use of load result in the next instruction
- \succ C code for A = B + E; C = B + F;




Control Hazards

- Branch determines flow of control
 - Fetching next instruction depends on branch outcome
 - Pipeline can't always fetch correct instruction
 - Still working on ID stage of branch
- In MIPS pipeline
 - Need to compare registers and compute target early in the pipeline
 - Add hardware to do it in ID stage



Stall on Branch

Wait until branch outcome determined before fetching next instruction






- Longer pipelines can't readily determine branch outcome early
 - Stall penalty becomes unacceptable
- Predict outcome of branch
 - Only stall if prediction is wrong
- In MIPS pipeline
 - Can predict branches not taken
 - Fetch instruction after branch, with no delay



MIPS with Predict Not Taken



More-Realistic Branch Prediction

- Static branch prediction
 - Based on typical branch behavior
 - Example: loop and if-statement branches
 - Predict backward branches taken
 - Predict forward branches not taken
- > Dynamic branch prediction
 - Hardware measures actual branch behavior
 - e.g., record recent history of each branch
 - Assume future behavior will continue the trend
 - > When wrong, stall while re-fetching, and update history




Pipeline Summary

The BIG Picture

- Pipelining improves performance by increasing instruction throughput
 - Executes multiple instructions in parallel
 - Each instruction has the same latency
- Subject to hazards
 - Structure, data, control
- Instruction set design affects complexity of pipeline implementation



MIPS Pipelined Datapath




WUniversity of Kurdistan

Pipeline registers

Need registers between stages

> To hold information produced in previous cycle





Pipeline Operation

- Cycle-by-cycle flow of instructions through the pipelined datapath
 - "Single-clock-cycle" pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
 - c.f. "multi-clock-cycle" diagram
 - Graph of operation over time
- We'll look at "single-clock-cycle" diagrams for load & store




IF for Load, Store, ...








IF for Load, Store, ...








- Instruction is read from memory using the address in PC and is placed in the IF/ID pipeline register
- PC address is incremented by 4 and then written back into PC to be ready for the next clock cycle
- This incremented address is also saved in IF/ID pipeline register in case it is needed later for an instruction




ID for Load, Store, ...






ID for Load




University of Kurdistan

ID for Load, Store, ...

- Instruction portion of IF/ID pipeline register supplying 16-bit immediate field, which is signextended to 32 bits, and the register numbers to read the two registers
- All three values are stored in the ID/EX pipeline register, along with incremented PC address
- Everything might be needed by any instruction during a later clock cycle is transferred




EX for Load



lw Execution




EX for Load



Iw




MEM for Load







MEM for Load



WB for Load




WB for Load





Corrected Datapath for Load




So we fix the register number problem by passing the Write register # from the load instruction through the various inter-stage buffers...

...and then back, on the correct clock cycle.




EX for Store

University of Kurdistan



EX for Store

Almost the same as for LW...




lw

Read register #2 is passed forward to EX/MEM buffer, for use in later stage... for SW this <u>will</u> be needed.




MEM for Store






MEM for Store




WB for Store





SW









Multi-Cycle Pipeline Diagram

• Form showing resource usage





Multi-Cycle Pipeline Diagram


• Traditional form

	Time (in clock cycles) ———									
		CC 1	CC 2	CC 3	CC 4	CC 5	CC 6	CC 7	CC 8	CC 9
Program execution order (in instructions)										
	lw \$10, 20(\$1)	Instruction fetch	Instruction decode	Execution	Data access	Write back				
	sub \$11, \$2, \$3		Instruction fetch	Instruction decode	Execution	Data access	Write back			
	add \$12, \$3, \$4			Instruction fetch	Instruction decode	Execution	Data access	Write back		
	lw \$13, 24(\$1)				Instruction fetch	Instruction decode	Execution	Data access	Write back	
	add \$14, \$5, \$6					Instruction fetch	Instruction decode	Execution	Data access	Write back
•						L	1			




Single-Cycle Pipeline Diagram

• State of pipeline in a given cycle



University of Kurdistan


Pipelined Control (Simplified)






Pipelined Control

Control signals derived from instruction (as in single-cycle implementation)



Pipelined Control



University of Kurdistan


Data Hazards in ALU Instructions

Consider this sequence:

- sub \$2, \$1,\$3
 and \$12,\$2,\$5
 or \$13,\$6,\$2
 add \$14,\$2,\$2
 sw \$15,100(\$2)
- We can resolve hazards with forwarding
 - How do we detect when to forward?




Dependencies & Forwarding



Detecting the Need to Forward

- Pass register numbers along pipeline
 - e.g., ID/EX.RegisterRs = register number for Rs sitting in ID/EX pipeline register
- ALU operand register numbers in EX stage are given by
 - ID/EX.RegisterRs, ID/EX.RegisterRt
- Data hazards when

1a. EX/MEM.RegisterRd = ID/EX.RegisterRs
1b. EX/MEM.RegisterRd = ID/EX.RegisterRt
2a. MEM/WB.RegisterRd = ID/EX.RegisterRs
2b. MEM/WB.RegisterRd = ID/EX.RegisterRt





Detecting the Need to Forward

First hazard between sub \$2, \$1, \$3 and and \$12, \$2, \$5 is detected when "and" is in EX and "sub" is in MEM because EX/MEM.RegisterRd = ID/EX.RegisterRs = \$2 (1a) Similar to above this time dependency between "sub" and "or" can be detected as MEM/WB.RegisterRd = ID/EX.RegisterRt = \$2 (2b)

Two dependencies between "sub" and "add" are not hazard Another form of forwarding but it occurs within reg file

There is no hazard between "sub" and "sw"




Detecting the Need to Forward

- But only if forwarding instruction will write to a register!
 - > EX/MEM.RegWrite, MEM/WB.RegWrite
- And only if Rd for that instruction is not \$zero
 - ► EX/MEM.RegisterRd ≠ 0, MEM/WB.RegisterRd ≠ 0



Forwarding Paths



Forwarding Conditions

EX hazard

- if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs)) ForwardA = 10
- if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRt))
 ForwardB = 10

Forwards the result from the previous instr. to either input of the ALU

Forwards the

result from the

second previous

instr. to either


input of the ALU


MEM hazard

- if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and (MEM/WB.RegisterRd = ID/EX.RegisterRs)) ForwardA = 01
- if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and (MEM/WB.RegisterRd = ID/EX.RegisterRt)) ForwardB = 01




Forwarding Example






Forwarding Example





Forwarding Example






Double Data Hazard

> Consider the sequence:

- add \$1,\$1,\$2
 add \$1,\$1,\$3
 add \$1,\$1,\$4
- Both hazards occur
 - Want to use the most recent
- Revise MEM hazard condition
 - Only fwd if EX hazard condition isn't true



Revised Forwarding Condition


MEM hazard


if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and not (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs)) and (MEM/WB.RegisterRd = ID/EX.RegisterRs)) ForwardA = 01

 if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and not (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRt)) and (MEM/WB.RegisterRd = ID/EX.RegisterRt)) ForwardB = 01




Datapath with Forwarding





Load-Use Data Hazard





Load-Use Hazard Detection

- Check when using instruction is decoded in ID stage
- ALU operand register numbers in ID stage are given by:
 - IF/ID.RegisterRs, IF/ID.RegisterRt
- Load-use hazard when
 - ID/EX.MemRead and ((ID/EX.RegisterRt = IF/ID.RegisterRs) or (ID/EX.RegisterRt = IF/ID.RegisterRt))
- If detected, stall and insert bubble





How to Stall the Pipeline

- Force control values in ID/EX register to 0
 EX, MEM and WB do nop (no-operation)
- Prevent update of PC and IF/ID register
 - Using (current) instruction is decoded again
 - Following instruction is fetched again
 - ➤ 1-cycle stall allows MEM to read data for Tw
 - Can subsequently forward to EX stage



Stall/Bubble in the Pipeline






Stall Hardware

- Along with the Hazard Unit, we have to implement the stall
- Prevent the instructions in the IF and ID stages from progressing down the pipeline – done by preventing the PC register and the IF/ID pipeline register from changing
 - Hazard detection Unit controls the writing of the PC (PC.write) and IF/ID (IF/ID.write) registers
- Insert a "bubble" between the lw instruction (in the EX stage) and the load-use instruction (in the ID stage) (i.e., insert a noop in the execution stream)
 - Set the control bits in the EX, MEM, and WB control fields of the ID/EX pipeline register to 0 (nop). The Hazard Unit controls the mux that chooses between the real control values and the 0's.
- Let the lw instruction and the instructions after it in the pipeline (before it in the code) proceed normally down the pipeline



Datapath with Hazard Detection





Pipeline with and without forwarding

Instructions	1	2	3	4	5	6	7	8	9	0	1	2
sub \$2, \$3, \$1	F	D	X	Μ	W							
lw $$5, 0($2)$		F	d^*	d^*	D	Х	Μ	W				
addi \$4, \$5, 1					F	d^*	d^*	D	Х	Μ	W	
add \$5, \$3, \$1								F	D	Х	Μ	W

Now show what would happen if the pipeline had full bypassing:

Instructions	1	2	3	4	5	6	7	8	9	0	1	2
sub \$2, \$3, \$1	F	D	Х	Μ	W							
lw $$5, 0($2)$		F	D	Х	М	W						
addi \$4, \$5, 1			F	d^*	D	Х	Μ	W				
add \$5, \$3, \$1					F	D	X	Μ	W			




- Stalls reduce performance
 - But are required to get correct results
- Compiler can arrange code to avoid hazards and stalls
 - Requires knowledge of the pipeline structure




Control Hazards

- When the flow of instruction addresses is not sequential (i.e., PC = PC + 4); incurred by change of flow instructions
 - Conditional branches (beq, bne)
 - Unconditional branches (j, jal, jr)
 - Exceptions
- Possible approaches
 - Stall (impacts CPI)
 - Move decision point as early in the pipeline as possible, thereby reducing the number of stall cycles
 - Delay decision (requires compiler support)
 - Predict and hope for the best !
- Control hazards occur less frequently than data hazards, but there is nothing as effective against control hazards as forwarding is for data hazards



Branch Hazards

If branch outcome determined in MEM






Reducing Branch Delay

Move hardware to determine outcome to ID stage


- Target address adder
- Register comparator
- Example: branch taken




\$4, 50(\$7) #44+7x4=72 (PC+4 + Imm*4)



Example: Branch Taken




Example: Branch Taken



University of Kurdistan

Data Hazards for Branches

If a comparison register is a destination of 2nd or 3rd preceding ALU instruction




Can resolve using forwarding



Data Hazards for Branches


- If a comparison register is a destination of preceding ALU instruction or 2nd preceding load instruction
 - Need 1 stall cycle





Data Hazards for Branches

- If a comparison register is a destination of immediately preceding load instruction
 - Need 2 stall cycles






Dynamic Branch Prediction

- In deeper and superscalar pipelines, branch penalty is more significant
- Use dynamic prediction
 - Branch prediction buffer (aka branch history table)
 - Indexed by recent branch instruction addresses
 - Stores outcome (taken/not taken)
 - To execute a branch
 - Check table, expect the same outcome
 - Start fetching from fall-through or target
 - If wrong, flush pipeline and flip prediction



1-Bit Predictor: Shortcoming

Inner loop branches mispredicted twice!



Mispredict as taken on last iteration of inner loop


Then mispredict as not taken on first iteration of inner loop next time around



2-Bit Predictor

Only change prediction on two successive mispredictions

Calculate the correct prediction rate for the below branch. Assume starting from state:00



Actual Next state Prediction




00

00

Calculating the Branch Target

- Even with predictor, still need to calculate the target address
 - 1-cycle penalty for a taken branch
- Branch target buffer
 - Cache of target addresses
 - Indexed by PC when instruction fetched
 - If hit and instruction is branch predicted taken, can fetch target immediately





Exceptions and Interrupts

- "Unexpected" events requiring change in flow of control
 - Different ISAs use the terms differently
- Exception
 - Arises within the CPU
 - e.g., undefined opcode, overflow, syscall, ...
- Interrupt
 - From an external I/O controller
- Dealing with them without sacrificing performance is hard




Exceptions in a Pipeline


- Another form of control hazard
- Consider overflow on add in EX stage add \$1, \$2, \$1
 - Prevent \$1 from being clobbered
 - Complete previous instructions
 - Flush add and subsequent instructions
 - Set Cause and EPC register values
 - Transfer control to handler
- Similar to mispredicted branch
 - Use much of the same hardware



Pipeline with Exceptions

- New input value for PC holds the initial address to fetch instruction from in the event of an exception.
- A Cause register to record the cause of the exception.
- An EPC register to save the address of the instruction to which we should return.





Instruction-Level Parallelism (ILP)

Pipelining: executing multiple instructions in parallel

To increase ILP

Deeper pipeline

> Less work per stage \Rightarrow shorter clock cycle

Multiple issue

- > Replicate pipeline stages \Rightarrow multiple pipelines
- Start multiple instructions per clock cycle
- CPI < 1, so use Instructions Per Cycle (IPC)</p>
- E.g., 4GHz 4-way multiple-issue
 - 16 BIPS, peak CPI = 0.25, peak IPC = 4
- But dependencies reduce this in practice




Multiple Issue

- Static multiple issue
 - Compiler groups instructions to be issued together
 - Packages them into "issue slots"
 - Compiler detects and avoids hazards
- Dynamic multiple issue
 - CPU examines instruction stream and chooses instructions to issue each cycle
 - Compiler can help by reordering instructions
 - CPU resolves hazards using advanced techniques at runtime



Static Multiple Issue

- Compiler groups instructions into "issue packets"
 - Group of instructions that can be issued on a single cycle
 - Determined by pipeline resources required
- Think of an issue packet as a very long instruction
 - Specifies multiple concurrent operations
 - \blacktriangleright \Rightarrow Very Long Instruction Word (VLIW)



Scheduling Static Multiple Issue

- Compiler must remove some/all hazards
 - Reorder instructions into issue packets
 - No dependencies with a packet
 - Possibly some dependencies between packets
 - Varies between ISAs; compiler must know!
 - Pad with nop if necessary




MIPS with Static Dual Issue


- Two-issue packets
 - One ALU/branch instruction
 - One load/store instruction
 - ➢ 64-bit aligned
 - ALU/branch, then load/store
 - Pad an unused instruction with nop

Address	Instruction type	Pipeline Stages								
n	ALU/branch	IF	ID	EX	MEM	WB				
n + 4	Load/store	IF	ID	EX	MEM	WB				
n + 8	ALU/branch		IF	ID	EX	MEM	WB			
n + 12	Load/store		IF	ID	EX	MEM	WB			
n + 16	ALU/branch			IF	ID	EX	MEM	WB		
n + 20	Load/store			IF	ID	EX	MEM	WB		



Dynamic Multiple issue (OoO execution)






Concluding Remarks

- ISA influences design of datapath and control
- Datapath and control influence design of ISA
- Pipelining improves instruction throughput using parallelism
 - More instructions completed per second
 - Latency for each instruction not reduced
- Hazards: structural, data, control
- Multiple issue and dynamic scheduling (ILP)
 - Dependencies limit achievable parallelism
 - Complexity leads to the power wall



Single Cycle, Mult-Cycle, vs. Pipeline





Cortex-A77 **Microarchitectures - ARM**

- 6-way superscalar ۲
- out-of-order ٠
- 13-stage pipeline ٠

